GATE IN 2021 Paper 1 — page 7

Questions 19–21 of 65. Imported answers require review unless explicitly marked reviewed.

The step response of a circuit is seen to have an oscillatory behaviour at the output with oscillations dying down after some time. The correct inference(s) regarding the transfer function from input to output is/are

Your answerSelect all correct options. You can choose more than one.

that it is of at least second order.

that it has at least one pole-pair that is underdamped.

that it does not have a real pole.

that it is a first order system.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

For a 4-bit Flash type Analog to Digital Convertor (ADC) with full scale input voltage range “V”, which of the following statement(s) is/are true?

Your answerSelect all correct options. You can choose more than one.

The ADC requires 15 comparators.

The ADC requires one 4 to 2 priority encoder and 4 comparators.

A change in the input voltage by

will always flip MSB of the output.

A change in the input voltage by

will always flip the LSB of the output.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

A 16-bit microprocessor has twenty address lines (

) and 16 data lines. The higher eight significant lines of the data bus of the processor are tied to the 8-data lines of a 16 Kbyte memory that can store one byte in each of its 16K address locations. The memory chip should map onto contiguous memory locations and occupy only 16 Kbyte of memory space. Which of the following statement(s) is/are correct with respect to the above design:

Your answerSelect all correct options. You can choose more than one.

If the 16 Kbyte of memory chip is mapped with a starting address of 8000H, then the ending address will be 83FFF.

The active high chip-select needed to map the 16 Kbyte memory with a starting address at F000H is given by the logic expression

The 16 Kbyte memory cannot be mapped with contiguous address locations with a starting address as 0F000H using only

for generating chip select.

The above chip cannot be interfaced as the width of the data bus of the processor and the memory chip differs.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

2021 · Paper 1

Question 9

Question 10

Question 11