Questions 11–20 of 57. Imported answers require independent review unless marked reviewed.

Topic practice 57 questionsPage 2 of 6

Question 43

Open question
INMCQ2 marksNeeds review
A 3-bit DAC is implemented using ideal opamp and switches as shown in the figure. Each of the switches gets closed when its corresponding digital input is at logic 1. For a digital input of 110, the resistance

seen from the reference source and the current

, are
Diagram for Instrumentation Engineering question 43

Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 64

Open question
INNAT2 marksNeeds review
A signal

V is applied to the circuit consisting of a switch S and capacitor C = 0.1

F, as shown in the figure. The output

of the circuit is fed to an ADC having an input impedance consisting of a 10 M

resistance in parallel with a 0.1

F capacitor. If S is opened at

s, the value of

at

s will be ______ V (rounded off to two decimal places).
Note: Assume all components are ideal.
Diagram for Instrumentation Engineering question 64


Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 16

Open question
INMCQ1 markNeeds review
Among the given options, the simplified form of the Boolean function

is
Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 42

Open question
INMCQ2 marksNeeds review
In the figure shown, the positive edge triggered D flip-flops are initially reset to Q = 0. The logic gates and the multiplexers have no propagation delay. After reset, a train of clock pulses (CLK) are applied. The logic states of the inputs DIN, S and the clock pulses are also shown in the figure. Assuming no timing violations, the sequence of output Y from the 3rd clock to the 5th clock,

is
Diagram for Instrumentation Engineering question 42

Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 58

Open question
INNAT2 marksNeeds review
An ADC has a full scale voltage of 1.4 V, resolution of 200 mV, and produces binary output data. The input signal of the ADC has a bandwidth of 500 MHz, and it samples the data at the Nyquist rate. The parallel data output is converted to a serial bit stream using a parallel-to-serial converter. The data rate at the output of the parallel-to-serial converter is ____ Gbps (rounded off to nearest integer).

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 60

Open question
INNAT2 marksNeeds review
In the figure shown, S_W is a switch whose position changes from 1 to 0 when V_C changes from logic HIGH to LOW and vice versa. The bandwidth of the permanent magnet moving coil (PMC) type voltmeter is 1 Hz. If V_sense = 2 sin(4000πt) V and V_ref = 4 sin(2000πt) V, the voltmeter reading is ______ V (rounded off to nearest integer).
Note: Assume all components are ideal.
Diagram for Instrumentation Engineering question 60


Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 16

Open question
INMCQ1 markNeeds review
The table shows the present state Q(t), next state Q(t+1), and the control input in a flip-flop. Identify the flip-flop.
Q (t)
Q (t+1)
Input
0
0
0
0
1
1
1
0
1
1
1
0
Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 17

Open question
INMCQ1 markNeeds review
Match the Exclusive-OR (XOR) operations (i) to (iv) with the results (p) to (s), where X is a Boolean input.
(i)

; (ii)

; (iii)

; (iv)

.
(p) 1; (q) 0; (r)

; (s)

.
Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 22

Open question
INMCQ1 markNeeds review
Choose the fastest logic family among the following:
Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 40

Open question
INMCQ2 marksNeeds review
The simplified form of the Boolean function

with the minimum number of terms and smallest number of literals in each term is_________.
Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer