Computer Science and Information Technology
2026 · Paper 1
Take it one question at a time. Try an answer, then check your understanding.
Complete GATE CSE 2026 Paper 1 overview, original pages and practice · Timed previous-paper practice
Questions 58–60 of 65. Imported answers require review unless explicitly marked reviewed.
Question 58
Open questionCSNAT2 marksNeeds review
Let
be a random variable which takes values in the set
. Further,
and
. The expected value of
, denoted by
, is equal to __________. (rounded off to two decimal places)Log in to check the answer
You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answerQuestion 59
Open questionCSNAT2 marksNeeds review
Consider a hard disk with a rotational speed of 1500 rpm. The time to move the read/write head from a track to its adjacent track is 1 millisecond. Initially, the head is on track 0. The number of sectors per track is 400. The sector size is 1024 bytes. It is necessary to transfer data from 10 randomly located sectors in each of the following tracks in the order: 5, 12 and 7. The total time for the data transfer (in milliseconds) from the hard disk is ________. (rounded off to one decimal place)
Log in to check the answer
You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answerQuestion 60
Open questionCSNAT2 marksNeeds review
The EX stage of a pipelined processor performs the memory read operations for LOAD instructions, and the operations for the arithmetic and logic instructions. Let
denote the time taken by the EX stage to perform the operation for an instruction. For each instruction type, the values of
and
(the number of instructions of that type in a sequence of 100 instructions for a program P), are given in the table below. The duration of the pipeline clock cycle is 1 nanosecond. Assume that the latch time for the interstage buffers in the pipeline is negligible. Table (Instruction,
in nanoseconds,
): LOAD, 1.8, 15; MUL, 1.5, 10; IDIV, 2.5, 5; FADD, 1.7, 10; FSUB, 1.7, 5; FMUL, 2.8, 15; FDIV, 3.2, 5; All other instructions, Less than 1.0, 35. When program P is executed, the number of clock cycles for which the pipeline is stalled due to structural hazards in the EX stage is _____. (answer in integer)Log in to check the answer
You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer