Complete GATE ECE 2017 Paper 2 overview, original pages and practice · Timed previous-paper practice

Questions 13–15 of 65. Imported answers require review unless explicitly marked reviewed.

Paper practice 65 questionsPage 5 of 22

Question 13

Open question
ECMCQ1 markNeeds review
In the figure, D1 is a real silicon

junction diode with a drop of 0.7 V under forward bias condition and D2 is a Zener diode with breakdown voltage of

V. The input

is a periodic square wave of period T, whose one period is shown in the figure.
Diagram for Electronics and Communication Engineering question 13

Assuming

, where

is the time constant of the circuit, the maximum and minimum values of the output waveform are respectively
Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 14

Open question
ECNAT1 markNeeds review
Consider the circuit shown in the figure. Assume base-to-emitter voltage

and common-base current gain

of the transistor is unity.
Diagram for Electronics and Communication Engineering question 14

The value of the collector-to-emitter voltage

(in volt) is _____.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Question 15

Open question
ECMCQ1 markNeeds review
For the circuit shown in the figure,

and

are the inputs and

is the output.
Diagram for Electronics and Communication Engineering question 15

The logic implemented by the circuit is
Your answerChoose one option.

Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer