GATE CSE 2021 CS Q53: Computer Organization and Architecture

Consider a pipelined processor with 5 stages, Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Write Back (WB). Each stage of the pipeline, except the EX stage, takes one cycle. Assume that the ID stage merely decodes the instruction and the register read is performed in the EX stage. The EX stage takes one cycle for ADD instruction and two cycles for MUL instruction. Ignore pipeline register latencies.

Consider the following sequence of 8 instructions:

ADD, MUL, ADD, MUL, ADD, MUL, ADD, MUL

Assume that every MUL instruction is data-dependent on the ADD instruction just before it and every ADD instruction (except the first ADD) is data-dependent on the MUL instruction just before it. The speedup is defined as follows:

The speedup achieved in executing the given instruction sequence on the pipelined processor (rounded to 2 decimal places) is ____________.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

EXPLORE & PRACTISE

Paper and topic context

See where this question comes from and choose what to practise next.

Section: Computer Science and Information Technology
Question type: Numerical answer (NAT)
Marks: 2 marks

Practise related topics

Explore more previous year questions using this question’s imported topic tags.

You’re not logged in. Log in or create an account to see discussions and add comments.

Question 53: Computer Organization and Architecture

Question 53

Ask AI for an explanation

Paper and topic context

GATE CSE 2021 · Paper 2

Practise related topics

computer science

information technology

computing

computer organization and architecture

Comments

Question 53

Worked explanation

Paper and topic context

GATE CSE 2021 · Paper 2

Practise related topics

computer science

information technology

computing

computer organization and architecture

Comments