Question 17

ECNAT1 markNeeds review
In the circuit shown below, all the components are ideal and the input voltage is sinusoidal. The magnitude of the steady-state output

(rounded off to two decimal places) is ______ V.
Diagram for Electronics and Communication Engineering question 17


Log in to check the answer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

EXPLORE & PRACTISE

Paper and topic context

See where this question comes from and choose what to practise next.

2020EC

GATE ECE 2020 · Paper 1

Electronics and Communication Engineering · Original paper archive

Section
Electronics and Communication Engineering
Question type
Numerical answer (NAT)
Marks
1 mark

Practise related topics

Explore more previous year questions using this question’s imported topic tags.

electronics

GATE ECE previous year questions

communication engineering

GATE ECE previous year questions

signals and systems

GATE ECE previous year questions

diode circuits

GATE ECE previous year questions

Comments

Ask a question, share your approach, or help someone understand.

Log in to view the discussion

You’re not logged in. Log in or create an account to see discussions and add comments.