GATE ECE · 2021 · EC
Question 31: Sequential circuits
Give it a try, then reveal the answer to check your work.
Question 31
ECMCQ2 marksNeeds review
The propagation delays of the XOR gate, AND gate and multiplexer (MUX) in the circuit shown in the figure are 4 ns, 2 ns and 1 ns, respectively.
If all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propagation delay of the circuit is
Your answerChoose one option.
Log in to check the answer
You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answerEXPLORE & PRACTISE
Paper and topic context
See where this question comes from and choose what to practise next.
2021EC
GATE ECE 2021 · Paper 1
Electronics and Communication Engineering · Original paper archive
- Section
- Electronics and Communication Engineering
- Question type
- Multiple choice (MCQ)
- Marks
- 2 marks
Practise related topics
Explore more previous year questions using this question’s imported topic tags.
electronics
GATE ECE previous year questions
communication engineering
GATE ECE previous year questions
signals and systems
GATE ECE previous year questions
sequential circuits
GATE ECE previous year questions
propagation delay
GATE ECE previous year questions
Comments
Ask a question, share your approach, or help someone understand.
Log in to view the discussion
You’re not logged in. Log in or create an account to see discussions and add comments.