GATE CSE branch:cs PYQs & Answers — Page 48

Questions 471–480 of 975. Imported answers require independent review unless marked reviewed.

Suppose we are given

keys,

hash table slots, and two simple uniform hash functions

and

. Further suppose our hashing scheme uses

for the odd keys and

for the even keys. What is the expected number of keys in a slot?

Your answerChoose one option.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Which one of the following facilitates transfer of bulk data from hard disk to main memory with the highest throughput?

Your answerChoose one option.

DMA based I/O transfer

Interrupt driven I/O transfer

Polling based I/O transfer

Programmed I/O transfer

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Let R1 and R2 be two 4-bit registers that store numbers in 2’s complement form. For the operation R1+R2, which one of the following values of R1 and R2 gives an arithmetic overflow?

Your answerChoose one option.

R1 = 101 and R2 = 1110

R1 = 1100 and R2 = 1010

R1 = 0011 and R2 = 0100

R1 = 1001 and R2 = 1111

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Consider the following threads, T₁, T₂, and T₃ executing on a single processor, synchronized using three binary semaphore variables, S₁, S₂, and S₃, operated upon using standard wait() and signal(). The threads can be context switched in any order and at any time.

Diagram for Computer Science and Information Technology question 19

Which initialization of the semaphores would print the sequence BCABCABCA....?

Your answerChoose one option.

S₁ = 1; S₂ = 1; S₃ = 1

S₁ = 1; S₂ = 1; S₃ = 0

S₁ = 1; S₂ = 0; S₃ = 0

S₁ = 0; S₂ = 1; S₃ = 1

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Consider the following two statements with respect to the matrices

and

Statement 1:

Statement 2:

where

represents the trace of a matrix. Which one of the following holds?

Your answerChoose one option.

Statement 1 is correct and Statement 2 is wrong.

Statement 1 is wrong and Statement 2 is correct.

Both Statement 1 and Statement 2 are correct.

Both Statement 1 and Statement 2 are wrong.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

What is printed by the following ANSI C program?

#include<stdio.h>

int main(int argc, char *argv[])

{

int x = 1, z[2] = {10, 11};

int *p = NULL;

p = &x;

*p = 10;

p = &z[1];

*(&z[0] + 1) += 3;

printf("%d, %d, %d\n", x, z[0], z[1]);

return 0;

Your answerChoose one option.

1, 10, 11

1, 10, 14

10, 14, 11

10, 10, 14

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Consider an enterprise network with two Ethernet segments, a web server and a firewall, connected via three routers as shown below.

Diagram for Computer Science and Information Technology question 22

What is the number of subnets inside the enterprise network?

Your answerChoose one option.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Which of the following statements is/are TRUE?

Your answerSelect all correct options. You can choose more than one.

Every subset of a recursively enumerable language is recursive.

If a language

and its complement

are both recursively enumerable, then

must be recursive.

Complement of a context-free language must be recursive.

and

are regular, then

is deterministic context-free.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Let WB and WT be two set associative cache organizations that use LRU algorithm for cache block replacement. WB is a write back cache and WT is a write through cache. Which of the following statements is/are FALSE?

Your answerSelect all correct options. You can choose more than one.

Each cache block in WB and WT has a dirty bit.

Every write hit in WB leads to a data transfer from cache to main memory.

Eviction of a block from WT will not lead to data transfer from cache to main memory.

A read miss in WB will never lead to eviction of a dirt block from WB.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

Consider the following three relations in a relational database.

Which of the following relational algebra expressions return the set of eIds who own all the brands?

Your answerSelect all correct options. You can choose more than one.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

GATE CSE branch:cs PYQs

Question 16

Question 17

Question 18

Question 19

Question 20

Question 21

Question 22

Question 23

Question 24

Question 25