GATE CSE 2022 CS Q24: Computer Organization and Architecture

Let WB and WT be two set associative cache organizations that use LRU algorithm for cache block replacement. WB is a write back cache and WT is a write through cache. Which of the following statements is/are FALSE?

Your answerSelect all correct options. You can choose more than one.

Each cache block in WB and WT has a dirty bit.

Every write hit in WB leads to a data transfer from cache to main memory.

Eviction of a block from WT will not lead to data transfer from cache to main memory.

A read miss in WB will never lead to eviction of a dirt block from WB.

You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answer

EXPLORE & PRACTISE

Paper and topic context

See where this question comes from and choose what to practise next.

Section: Computer Science and Information Technology
Question type: Multiple select (MSQ)
Marks: 1 mark

Practise related topics

Explore more previous year questions using this question’s imported topic tags.

You’re not logged in. Log in or create an account to see discussions and add comments.

Question 24: Computer Organization and Architecture

Question 24

Ask AI for an explanation

Paper and topic context

GATE CSE 2022 · Paper 1

Practise related topics

computer science

information technology

computing

computer organization and architecture

cache

main memory

Comments

Question 24

Worked explanation

Paper and topic context

GATE CSE 2022 · Paper 1

Practise related topics

computer science

information technology

computing

computer organization and architecture

cache

main memory

Comments