GATE ECE · 2017 · EC
Question 43: Sequential circuits
Give it a try, then reveal the answer to check your work.
Question 43
ECNAT2 marksNeeds review
The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in the figure. The FSM has an input ‘In’ and an output ‘Out’. The initial state of the FSM is S₀.
If the input sequence is 10101101001101, starting with the left-most bit, then the number of times ‘Out’ will be 1 is ______
Log in to check the answer
You can attempt this question now. Sign in to view the answer key, explanations and discussion.Log in to check answerEXPLORE & PRACTISE
Paper and topic context
See where this question comes from and choose what to practise next.
2017EC
GATE ECE 2017 · Paper 2
Electronics and Communication Engineering · Original paper archive
- Section
- Electronics and Communication Engineering
- Question type
- Numerical answer (NAT)
- Marks
- 2 marks
Practise related topics
Explore more previous year questions using this question’s imported topic tags.
electronics
GATE ECE previous year questions
communication engineering
GATE ECE previous year questions
signals and systems
GATE ECE previous year questions
sequential circuits
GATE ECE previous year questions
finite state machines
GATE ECE previous year questions
Comments
Ask a question, share your approach, or help someone understand.
Log in to view the discussion
You’re not logged in. Log in or create an account to see discussions and add comments.